



VLSI Design (BEC-41)

(Unit-2, Lecture-8)



Presented By:
Prof. R. K. Chauhan

Department of Electronics and Communication Engineering



MOS Combinational Circuit

Different Logic Families

Static CMOS Design

- Complementary CMOS
- Ratioed Logic
- Pass-Transistor Logic

Dynamic CMOS Design

- Domino logic
- NORA logic
- Zipper CMOS Circuits



MOS Combinational Circuit

Complementary CMOS

- The complementary CMOS circuit style falls under a broad class of logic circuits called static circuits in which at every point in time (except during the switching transients), each gate output is connected to either V_{DD} or V_{SS} via a low-resistance path.
- Also, the outputs of the gates assume at all times the value of the Boolean function implemented by the circuit (ignoring, once again, the transient effects during switching periods).
- A static CMOS gate is a combination of two networks, called the pull-up network (PUN) and the pull-down network (PDN). The figure shows a generic N input logic gate where all inputs are distributed to both the pull-up and pull-down networks.



MOS Combinational Circuit

Complementary CMOS






Fig. Complementary logic gate as a combination of a PUN (pull-up network) and a PDN (pull-down network)



MOS Combinational Circuit



(a) pulling down a node using NMOS and PMOS switches



(b) pulling down a node using NMOS and PMOS switches




MOS Combinational Circuit


Complementary CMOS

- Consider the following Boolean function as an examples:

$$Z = \overline{A(D + E) + BC}$$



$$V_{OUT} = \overline{AB} + \overline{\overline{A}B}$$





MOS Combinational Circuit

Ratioed Logic

- Ratioed logic is an attempt to reduce the number of transistors required to implement a given logic function, at the cost of reduced robustness and extra power dissipation.
- The purpose of the PUN in complementary CMOS is to provide a conditional path between VDD and the output when the PDN is turned off.
- In ratioed logic, the entire PUN is replaced with a single unconditional load device that pulls up the output for a high output.
- Instead of a combination of active pull-down and pull-up networks, such a gate consists of an NMOS pull-down network that realizes the logic function, and a simple load device.



MOS Combinational Circuit

Ratioed Logic




Fig. Ratioed logic gate.



MOS Combinational Circuit

Ratioed Logic




Fig.. Four-input pseudo-NMOS NOR and NAND gates

