

# VLSI Design (BEC-41) (Unit-2, Lecture-7)



**Presented By:** 

Prof. R. K. Chauhan

**Department of Electronics and Communication Engineering** 

L5-10-2020 Side 1






Fig. Generic combinational logic circuit (gate).

- Combinational logic circuits, or gates, which perform Boolean operations on multiple input variables and determine the outputs as Boolean functions of the inputs, are the basic building blocks of all digital systems.
- In this chapter, we will examine the static and dynamic characteristics of various combinational MOS logic circuits.

15-10-2020 Side 2



#### **CMOS NOR2 (Two-Input NOR) Gate**




Fig. (Two-Input NOR) Gate.

- The output voltage of the CMOS NOR gate will attain a logic-low voltage of V<sub>OL</sub>= 0 and a logic-high voltage of V<sub>OH</sub>= V<sub>DD</sub>.
- For circuit design purposes, the switching threshold voltage Vth of the CMOS gate emerges as an important design criterion.
- We start our analysis of the switching threshold by assuming that both input voltages switch simultaneously, i.e., V<sub>A</sub> = V<sub>B</sub>.

.5-10-2020 Side 3




## **CMOS NOR2 (Two-Input NOR) Gate**

• The switching threshold by assuming that both input voltages switch simultaneously, i.e.,  $V_A = V_B$ .

$$V_{th}(NOR2) = \frac{V_{T,n} + \sqrt{\frac{k_p}{4k_n}} \left(V_{DD} - |V_{T,p}|\right)}{1 + \sqrt{\frac{k_p}{4k_n}}}$$

• we can easily derive simple design guidelines for the NOR2 gate. For example, in order to achieve a switching threshold voltage of V<sub>DD</sub>/2 for simultaneous switching, we have to set V<sub>T,n</sub> = |V<sub>TP</sub>| and k<sub>p</sub>= 4 k<sub>n</sub>.




Side 4



# **CMOS NOR2 (Two-Input NOR) Gate**

- The CMOS NOR2 gate with the parasitic device capacitances, the inverter equivalent, and the corresponding lumped output load capacitance.
- In the worst case, the total lumped load capacitance is assumed to be equal to the sum of all internal parasitic device capacitances seen in Figure.



L5-10-2020 Side 5




## **CMOS NAND2 (2-Input NAND) Gate**

- The operating principle of this circuit is the exact dual of the CMOS NOR2 operation examined earlier.
- The n-net consisting of two series-connected NMOS transistors creates a conducting path between the output node and the ground only if both input voltages are logic-high, i.e., are equal to V<sub>OH</sub>.
- In this case, both of the parallel-connected PMOS transistors in the p-net will be off.
- For all other input combinations, either one or both of the PMOS transistors will be turned on, while the n-net is cut-off, thus creating a current path between the output node and the power supply voltage.

15-10-2020 Side 6



# **CMOS NAND2 (2-Input NAND) Gate**




• A switching threshold voltage of  $V_{DD}/2$  (for simultaneous switching) is achieved by setting  $V_{T,n} = |V_{T,p}|$  and  $k_n = 4k_p$  in the NAND2.

- Using an analysis similar to the one developed for the NOR2 gate, we can easily calculate the switching threshold for the CMOS NAND2 gate. Again, we will assume that the device sizes in each block are identical, with (W/L)<sub>n,A</sub>= (W/L)<sub>n,B</sub> and (W/L)<sub>P,A</sub>=(W/L)<sub>p,B</sub>.
- The switching threshold for this gate is then found as

$$V_{th}(\text{NAND2}) = \frac{V_{T,n} + 2\sqrt{\frac{k_p}{k_n}} \left(V_{DD} - |V_{T,p}|\right)}{1 + 2\sqrt{\frac{k_p}{k_n}}}$$

# **CMOS NAND2 (2-Input NAND) Gate**

- This figure shows the CMOS NOR2 gate with the parasitic device capacitances, the inverter equivalent, and the corresponding lumped output load capacitance.
- In the worst case, the total lumped load capacitance is assumed to be equal to the sum of all internal parasitic device capacitances seen in Figure.



.5-10-2020 Side 8